A 32-Bit Processor Design
نویسنده
چکیده
This paper describes a user-level instruction set for a 32-bit processor. The machine is simple, compact, and well suited to the C language. In fact, even for 16-bit applications it is reasonable to expect the instruction space for C programs to be 10 to 15 % smaller than for the PDP-11. Most of the desirable properties of this instruction set are the direct result of the design methodology: 1. A design was constructed. 2. A C compiler, based on the portable C compiler, was constructed to compile C for the current machine. 3. Measurements were taken to investigate the effectiveness of the instructions and addressing modes in the design. The measurements, based on real C programs, led to redesign, and a return to step 1. This methodology led to a machine design which seems exceptionally attractive to at least one software person (the author).
منابع مشابه
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملEfficient Hardware Design and Implementation of Encrypted MIPS Processor
The paper describes the design and hardware implementation of 32-bit encrypted MIPS processor based on MIPS pipeline architecture. The organization of pipeline stages in such a way that pipeline can be clocked at high frequency. Encryption and Decryption blocks of data encryption standard (DES) cryptosystem and dependency among themselves are explained in detail with the help of block diagram. ...
متن کاملA novel 32 bit RISC architecture unifying RISC and DSP
A novel 32 bit RISC architecture is presented which is the basis of a powerful general purpose microprocessor and in parallel a 16/32 bit xed point DSP processor. This unifying of RISC and DSP was not achieved by simply using a microprocessor and DSP core, but a new concept for the implementation of DSP processors has been developed. With the architecture presented it has been proven that a DSP...
متن کاملA Pipelined Parallel Processor to Implement MD4 Message Digest Algorithm on Xilinx FPGA
The paper presents a Pipelined Parallel Processor Architecture design to implement MD4 Message digest Algorithm which computes the message digest or the fingerprint of 128 bit fixed length, for any arbitrary length of input message. The processor implements the arithmetic, logic and circular ship operations by Pipelined Parallel Process. The architecture i s designed to suit the design flexibil...
متن کاملAMULET3: A 100 MIPS Asynchronous Embedded Processor
AMULET3 is a 32-bit asynchronous processor core that is fully instruction set compatible with the clocked ARM cores. It represents the culmination of ten years of research and development into asynchronous processor design at the University of Manchester, and is the first step into commercial use for this technology. AMULET3 shows that asynchronous technology is commercially viable, and is comp...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011